StarSync: An extendable standard-cell mesochronous synchronizer

نویسندگان

  • Dmitry Verbitsky
  • Rostislav Dobkin
  • Ran Ginosar
  • Salomon Beer
چکیده

StarSync, a mesochronous synchronizer, enables low latency and full throughput crossing of clock domain boundaries having same frequency but different phases. Full back pressure is supported, where the receiver can start and stop accepting words without any data loss. Variable depth buffering is provided, supporting a wide range of short and long range communications and accommodating multi-cycle wire delays. Burst data can also be accommodated thanks to buffering. Dynamic phase shifting due to varying voltage and temperature are mitigated by increasing the separation between write and read pointers. The synchronizer is exposed to metastability risk only during reset. It is suitable for implementation using standard cell design and requires neither delay lines nor other full custom circuits. It is shown that a minimum of four buffer stages are required, to mitigate skew in reset synchronization, in contrast with previous proposals for three stages. Keywords—Synchronization, mesochronous, multi-synchronous, buffering, back-pressure

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Four-Stage Mesochronous Synchronizer with Back-Pressure and Buffering for Short and Long Range Communications

A four-stage mesochronous synchronizer is described. It enables low latency and full throughput crossing of boundaries of same frequency, different phase clock domains. Full back pressure is supported, where the receiver can start and stop accepting words without any data loss. Variable depth buffering is provided, supporting a wide range of short and long range communications and accommodating...

متن کامل

Timing Measurements of Synchronization Circuits

A regular (two-flop) synchronizer and six multisynchronous synchronizers are implemented on a programmable logic device and are measured. An experiment system and method for measuring synchronizers and metastable flip-flops are described. Two separate settling time constants are shown for a metastable flop, confirming earlier results of Dike and Burton [1]. Clocking cross-talk between asynchron...

متن کامل

High bandwidth, Low Latency Global Interconnect

Global interconnects have been identified as a serious limitation to chip scaling, due to their limited bandwidth and large delay. A critical analysis of intrinsic limitations of electrical interconnect indicates that these limitations can be overcome. This basic analysis is presented, together with design constraints. We demonstrate a scheme for this, based on the utilization of upper-level me...

متن کامل

A Mesochronous Network-on-Chip for an FPGA

Networks-on-Chip (NoCs) are a new paradigm for the design of integrated systems. NoCs address design complexity and physical issues in ASIC and FPGA designs. In this paper, we present a scalable, mesochronous NoC architecture for an FPGA. A special hybrid switching scheme has been developed for globally asynchronous locally synchronous (GALS) operation of the whole NoC-based system. The NoC was...

متن کامل

Implementation of an IEEE802.11a synchronizer

This paper applies some of the work that has been conducted regarding timing synchronization and carrier frequency offset estimation and correction in OFDM to the IEEE802.11a standard for wireless LAN. The algorithms are implemented as a floating-point model in Matlab using Simulink and as a synthesizable fixed-point model (FPGA) using Xilinx System Generator.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Integration

دوره 47  شماره 

صفحات  -

تاریخ انتشار 2014